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F : compound f
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SIMD single instruction multiple data
STP





























2. C sendi−1 acki DLi




5. 2 ∼ 4
2
















Sideward one-way Ab Bb Am










22.1 ( A B )
Interaction name Active paths
(based on static data path) to Am to Bm to Bb
Divide Ab © © —
Bb — — —
Merge Ab — © —
Bb — © —
One-way Ab © © —
Bb — © —
Bi-directional Ab © © —
Bb © © —
Sideward one-way Ab © — ©
Bb © © —












Divide Ab → Am
Ab → Bm
Merge Ab → Bm
Bb → Bm
One-way Ab → Am, Bb → Bm
Ab → Bm
Bb → Bm





Ab → Bm, Bb → Am
Sideward one-way Ab → Am, Bb → Bm
Bb → Am
Ab → Am









































































































































V (t)[ / ]
V (t) STP
D(t)[ ] V (t) D(t)










After Tf + Tr from
the resume
(f)








After Tf + Tr
 : Pipeline Stage  : Packet  : D(t)  : Collision
2.9 STP
3 (Tf +Tr) Tf Tr
send ack
2.9 D(t) V (t)
(Tf + Tr) D(t) V (t)
D(t) ≥ (Tf + Tr) send ack Tr
2.4 D(t) ≥ (Tf + Tr)








D(t) < (Tf + Tr)








STP (Tf + Tr) Tmax D(t) ≥































[30] STP STP DDP
V (t) 2.10
V (t) V (t)
2.11 2.10 2.11





















































































































1. i C Ci Ci+1 send− outi+1
DLi
2. send− outi+ 1 Ci+1 Ci ack− outi+1
3. ack − outi+1 Ci send− outi+1 DLi
4. send − outi+1 Ci+1 ack − out+1












ack − outi+1 Ci
C
low ‘0’ high ‘1’
3.3
ack− out send− out ack− out
C XBM 4
3.4 XBM XBM S0
+
- S1



























































AtoB BtoA transfer control cam cbm inflow sideward
Divide 0 * Ab → Am 00 *1 0 0
1 * Ab → Bm *1 10 1 0
Merge * * Ab → Bm *1 10 0 0
Bb → Bm *1 00 1 0
One-way 0 * Ab → Am, Bb → Bm 00 00 0 0
1 * Ab → Bm *1 10 1 0
Bb → Bm *1 00 0 0
Bi-directional 0 0 Ab → Am, Bb → Bm 00 00 0 0
0 1 Bb → Am 10 *1 0 0
Ab → Am 00 *1 0 0
1 0 Ab → Bm *1 10 1 0
Bb → Bm *1 00 0 0
1 1 Ab → Bm, Bb → Am 10 10 1 0
Sideward 0 0 Ab → Am, Bb → Bm 00 00 0 0
one-way 0 1 Bb → Am 10 *1 1 1
Ab → Am 00 *1 0 0
1 0 Ab → Bb, Bb → Bm *1 00 0 1
1 1 Ab → Bb *1 *1 0 1















di 2dmin + ds + da + 3dmux dmin
[sec.] dmux MUX
[sec.] ds send-out [sec.]
da ack-out [sec.]
C
2dmin + ds + da + 3dmux > 2dmax + df (3.1)






send-out MUX MUX send-out-
[sec.] darb
send-in- send-out- send-in- send-out-
ack-out- send-in+ send-out- 3.3 send-in-
stagei C ack-out- ack-out- stagei−1 C
send-in+ send-in+ stagei C send-out-
send-in- send-out- C 3 send-in-
send-out- 3dmin + 2ds + da + 3dmux
MUX darb + dmux
MUX

































































D(t) (Tf + Tr) V (t)
Ptotal STP i







D(t) ≥ (Tfi + Tri) I














Tr = 0 4.2 Ptotal D(t) ≥ Tmax
∑
Tf ≥ Tmax × Ptotal (4.2)
I Ptotal





















S2 S3 · · · Spl Si Tmax − (Tfi + Tri)
n
Pover × Tmax ≤
n∑
i=1
























































e ≤ pl − Ptotal (4.9)
II-1 Ptotal













STP Btotal = pl − Ptotal
1 Btotal[ ]
STP 1 plBtotal





















Ptotal < pl (4.12)





M B A C Ptotal












Ptotal I Ptotal II-1
Ptotal PIU PII−1U
pl (Tfi + Tri)
Tfi Tri






















V (t) 4.1 4.4 4.11
4.6
V (t)
(Tfi + Tri) Ptotal
Ptotal V (t)










































































    MM: Matching Memory
    ALU: Arithmetic Logic Unit
    PS: Program Storage
Packet flow control modules:
    M: Merge Unit
























































5.5 M B A C







































To the same destination (instruction or output)
3
2


































































































































00 01 10 11
Ordinary Instruction absorb - output copy
Branch Instruction absorb not taken taken -
STP
DDP taken not taken
2bit
DDP 2bit
BHM taken ’1’ not taken ’0’
1bit EBD






















































































ID node ID) Addressing

























N 2×N + 2[gate]





















STP 5.16 8 VD
VD 2 1
























































































Ptotal VD V (Ptotal)




Start Time Stamper Lap Time
























: Data-Driven Processing Module : Module for On-Chip Simulation
MM : Matching Memory
ALU : Arithmetic Logic Unit
PS : Program Storage
M : Merge Unit
B : Branch Unit
BHM : 
  Branch History Memory
VD: Variable Delay
5.17
Packet Queue c. Ptotal VD
Macro-flow Engine 3
Start Time Stamper & Lap Time Stamper
Start Time Stamper Lap Time Stamper
5.18 5.19





































































































V (Ptotal) Macro-flow Engine DFG
BHM PS Packet Queue
Packet Queue Ptotal






























































































































Logic area Throughput Design term
[mm2] [packet/sec.] [man/month]
Proposed 1.25 100 M 0.25



























































































































































































































































6.10 DDP DDP PE M B
DDP 10 PE PE
3 PE : x PE : y
PE : z PE PE : x





6FPGA: DDP core with time stamper










(Tfi + Tri) DDP STP LSI
(Tfi + Tri)






PE : x PE : y PE : z
pl 63 43 43
PIU 34 31 30




Tr 4.1 4.4 4.11
V (t) (Tfi + Tri)





pl V (t) PE : y PE : z
PE : x PE : y
Macro-Sim.
I





















































































































4-Dir. Filter Expansion Filter
Added Load 0% 50% 0% 50%
Macro-Simulation 1.8 4.9 1.3 4.8
Naive-Simulation 6.7 24.1 3.8 20.7






























































# of LE[K] 44.5 44.7 0.4%
MentorGraphics LeonardoSpectrum Altera Quartus
DDP DDP
6.4





Time Stamper Lap Time Stamper
Packet Queue Macro-flow Engine
16bit 37 DDP Start Time










DDP On-Chip Simulator Increased
# of LE[K] 10.9 17.1 56%
RAM[K bit] 26.2 33.3 26%
6.6
DDP System On-Chip Simulation RTL Simulation
Measured [sec.] 3.5m 272m > 1 day
Ratio 1 76 > 1M
Altera FPGA APEX20KC





































(Tfi + Tri) Ptotal
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Ptotal V (t)
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